· Daily Matrices
· DAC Pavilion Panels
· Business Day@DAC
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Interoperability
· UML for SoC Design
· Women's Workshop

· Structured ASICs
· Power Minimization





WEDNESDAY, June 9, 2004, 8:30 AM - 10:00 AM | Room: 6C
TOPIC AREA:  EMBEDDED SYSTEMS

   SESSION 18
  Design Space Exploration and Scheduling for Embedded Software
  Chair: Mahmut Kandemir - Penn State Univ., University Park, PA
  Organizers: Heinrich Meyr, Lothar Thiele, Mahmut Kandemir

  Future embedded systems have to deal with increasing heterogeneity on the one hand and influence from physical implementation on the other hand to achieve the required performance in an energy efficient way. In this session we address the exploration from both caches and the system level view point. In addition, power constraints under the current constraints of leakage are discussed.

    18.1   Leakage Aware Dynamic Voltage Scaling for Real-Time Embedded Systems
  Speaker(s): Ravindra Jejurikar - Univ. of California, Irvine, CA
  Author(s): Ravindra Jejurikar - Univ. of California, Irvine, CA
Cristiano Pereira - Univ. of California at San Diego, La Jolla, CA
Rajesh Gupta - Univ. of California at San Diego, La Jolla, CA
    18.2Retargetable Profiling for Rapid, Early System Level Design Space Exploration
  Speaker(s): Lukai Cai - Univ. of California, Irvine, CA
  Author(s): Lukai Cai - Univ. of California, Irvine, CA
Andreas Gerstlauer - Univ. of California, Irvine, CA
Daniel Gajski - Univ. of California, Irvine, CA
    18.3High Level Cache Simulation for Heterogeneous Multiprocessors
  Speaker(s): Joshua J. Pieper - Carnegie Mellon Univ., Pittsburgh, PA
  Author(s): Joshua J. Pieper - Carnegie Mellon Univ., Pittsburgh, PA
Alain Mellan - STMicroelectronics, San Diego, CA
Joann M. Paul - Carnegie Mellon Univ., Pittsburgh, PA
Donald E. Thomas - Carnegie Mellon Univ., Pittsburgh, PA
Faraydon Karim - STMicroelectronics, San Diego, CA